

CLK-GEN
ICS954310

HOST 133/166MHz
PCI-E 100MHz
VGA 96MHz
USB 48MHz
PCI 33MHz
REF 14MHz

Page 2

3V / 5V

+3VPCU
+5VPCU
+3V_S5
+5V_S5
+3VSUS
+5VSUS
+3V
+5V
+12VOUT

Page 24

1.8V / 1.05V

+1.8VSUS
SMDDR_VTERM
+1.05V

Page 26

2.5V

+2.5V

Page 27

1.5V

+1.5V

Page 28

CPU CORE

+VCC_CORE

Page 25

BATTERY CHARGER


VIN

Page 29

Power State Table

Power Name	Control Signal	Power State
+3VPCU	N/A	ALWAYS
+3V_S5	S5_ON	S0 - S5
+3VSUS	SUSON	S0 - S3
+3V	MAINON	S0
+5VPCU	N/A	ALWAYS
+5V_S5	S5_ON	S0 - S5
+5VSUS	SUSON	S0 - S3
+5V	MAINON	S0
+12VOUT	MAINON	S0
+1.8VSUS	SUSON	S0 - S3
SMDDR_VTERM	MAINON	S0
+1.05V	MAINON	S0
+1.5V	MAINON	S0
+2.5V	MAINON	S0
+VCC_CORE	VRON	S0

BD1 BLOCK DIAGRAM



IO BASE ADDRESS

EC	0x002E
TPM	0x004E
SIO1000	0x162E
DEBUG	0x164E

MB ID Definition

MBID2	MBID1	MBID0
0 : 100 LAN	Reserved	Reserved
1 : GIGA LAN		

Value Prefix List :


- EV@ : Components For External VGA
- IV@ : Components For Internal VGA
- GE@ : Components For Gigabit Ethernet
- FE@ : Components For Fast Ethernet
- IR@ : Components For CIR
- EXC@ : Components For ExpressCard
- FP@ : Components For FingerPrint
- DVI@ : Components For DVI Function
- IVDVI@ : Components For Internal VGA DVI Function

Value show with Prefix " * " means unstuff parts




PROJECT :BD1
Quanta Computer Inc.

Size: Document Number: **BLOCK DIAGRAM** Rev: 3B

Date: Monday, December 12, 2005 Sheet: 1 of 32


















11/30 Add C647-C653
Reserved, no need to stuff




PEREQ Control Pair	
PEREQ1	PECLK Pair0, 6
PEREQ2	PECLK Pair1, 8
PEREQ3	PECLK Pair2, 4
PEREQ4	PECLK Pair3, 5, 7

FSC	FSB	FSA	CPU	SRC	PCI	FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33	0	1	0	200	100	33
0	0	1	133	100	33	0	0	0	266	100	33
0	1	1	166	100	33	1	0	0	333	100	33
1	1	1	200	100	33	1	1	0	400	100	33






XDP_TCK PD 27.4/1% ?
 XDP_TRST PD 510ohm /5% ?
 XDP_TDI PU 150ohm /1.05V
 XDP_TMS PU 39.2/1% ?
 XDP_TDO PU 54.9ohm?
 For ITP700




PROJECT :BD1
Quanta Computer Inc.






Size	Document Number	Rev
	CPU (HOST)	3B
Date:	Monday, December 12, 2005	Sheet 3 of 32



PZ47903-2741-01




PZ47903-2741-01




PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	CPU (POWER)	3B
Date:	Monday, December 12, 2005	Sheet 4 of 32


(9) SMA_DQ[63..0]




CALISTOGA



(9) SMB_DQ[63..0]





CALISTOGA



PROJECT :BD1
Quanta Computer Inc.

U24I	AC41	VSS_0	VSS_97	AK34
	AA41	VSS_1	AK34	AK34
	W41	VSS_2	VSS_98	AF34
	T41	VSS_3	VSS_100	AE34
	P41	VSS_4	VSS_101	W34
	M41	VSS_5	VSS_102	AW33
	J41	VSS_6	VSS_103	AW33
	F41	VSS_7	VSS_104	AW33
	AV40	VSS_8	VSS_105	AR33
	AP40	VSS_9	VSS_106	AE33
	AN40	VSS_10	VSS_107	AK32
	AK40	VSS_11	VSS_108	V33
	AL40	VSS_12	VSS_109	V33
	AH40	VSS_13	VSS_110	T33
	AG40	VSS_14	VSS_111	R33
	AF40	VSS_15	VSS_112	M33
	AE40	VSS_16	VSS_113	J33
	B40	VSS_17	VSS_114	F33
	AY39	VSS_18	VSS_115	D33
	AW39	VSS_19	VSS_116	B33
	AV39	VSS_20	VSS_117	AB32
	AR39	VSS_21	VSS_118	AG32
	AN39	VSS_22	VSS_119	AE32
	AK39	VSS_23	VSS_120	AE32
	AL39	VSS_24	VSS_121	AE32
	AM39	VSS_25	VSS_122	AC32
	AA39	VSS_26	VSS_123	AC32
	Y39	VSS_27	VSS_124	AC32
	W39	VSS_28	VSS_125	AC32
	V39	VSS_29	VSS_126	AC32
	T39	VSS_30	VSS_127	AC32
	R39	VSS_31	VSS_128	AC32
	P39	VSS_32	VSS_129	AC32
	M39	VSS_33	VSS_130	AC32
	L39	VSS_34	VSS_131	AC32
	K39	VSS_35	VSS_132	AC32
	J39	VSS_36	VSS_133	AC32
	H39	VSS_37	VSS_134	AC32
	G39	VSS_38	VSS_135	AC32
	F39	VSS_39	VSS_136	AC32
	D39	VSS_40	VSS_137	AC32
	C39	VSS_41	VSS_138	AC32
	AM38	VSS_42	VSS_139	N29
	AH38	VSS_43	VSS_140	P18
	AG38	VSS_44	VSS_141	H19
	AE38	VSS_45	VSS_142	E29
	AE38	VSS_46	VSS_143	C29
	C38	VSS_47	VSS_144	B29
	AK37	VSS_48	VSS_145	A29
	AH37	VSS_49	VSS_146	BA28
	AB37	VSS_50	VSS_147	AW28
	Y37	VSS_51	VSS_148	AP28
	W37	VSS_52	VSS_149	AM28
	V37	VSS_53	VSS_150	AN28
	T37	VSS_54	VSS_151	AD28
	R37	VSS_55	VSS_152	AC28
	P37	VSS_56	VSS_153	F16
	N37	VSS_57	VSS_154	J28
	M37	VSS_58	VSS_155	E28
	L37	VSS_59	VSS_156	AP27
	J37	VSS_60	VSS_157	AK27
	H37	VSS_61	VSS_158	J27
	G37	VSS_62	VSS_159	G27
	F37	VSS_63	VSS_160	F27
	D37	VSS_64	VSS_161	C27
	AV36	VSS_65	VSS_162	A15
	AW36	VSS_66	VSS_163	B27
	AN36	VSS_67	VSS_164	AN26
	AH36	VSS_68	VSS_165	K26
	AG36	VSS_69	VSS_166	F26
	AF36	VSS_70	VSS_167	D26
	AE36	VSS_71	VSS_168	H14
	AC36	VSS_72	VSS_169	K14
	C36	VSS_73	VSS_170	K25
	B36	VSS_74	VSS_171	H25
	BA35	VSS_75	VSS_172	E25
	AV35	VSS_76	VSS_173	E25
	AR35	VSS_77	VSS_174	D25
	AN35	VSS_78	VSS_175	AM13
	AH35	VSS_79	VSS_176	BA24
	AG35	VSS_80	VSS_177	AG13
	AF35	VSS_81	VSS_178	P13
	Y35	VSS_82	VSS_179	AW23
	W35	VSS_83	VSS_180	F13
	V35	VSS_84	VSS_181	B13
	T35	VSS_85	VSS_182	D13
	R35	VSS_86	VSS_183	AY12
	P35	VSS_87	VSS_184	AC12
	N35	VSS_88	VSS_185	K12
	M35	VSS_89	VSS_186	H2
	L35	VSS_90	VSS_187	F2
	J35	VSS_91	VSS_188	AD11
	H35	VSS_92	VSS_189	AA11
	G35	VSS_93	VSS_190	Y11
	F35	VSS_94	VSS_191	
	D35	VSS_95	VSS_192	
	AN34	VSS_96	VSS_193	

U24J	AT23	VSS_180	VSS_273	J11
	AN23	VSS_181	VSS_274	D11
	AM23	VSS_182	VSS_275	B11
	AH23	VSS_183	VSS_276	AV10
	AG23	VSS_184	VSS_277	AP10
	W23	VSS_185	VSS_278	AL10
	K23	VSS_186	VSS_279	AI10
	J23	VSS_187	VSS_280	AG10
	F23	VSS_188	VSS_281	AC10
	C23	VSS_189	VSS_282	W10
	AA22	VSS_190	VSS_283	L10
	AK22	VSS_191	VSS_284	BA9
	K22	VSS_192	VSS_285	AW9
	G22	VSS_193	VSS_286	AR9
	F22	VSS_194	VSS_287	AH9
	E22	VSS_195	VSS_288	AB9
	D22	VSS_196	VSS_289	Y9
	C22	VSS_197	VSS_290	R9
	BA21	VSS_198	VSS_291	G9
	AV21	VSS_199	VSS_292	E9
	AW21	VSS_200	VSS_293	A9
	AN21	VSS_201	VSS_294	AG8
	AL21	VSS_202	VSS_295	AD8
	AK21	VSS_203	VSS_296	LA8
	AE21	VSS_204	VSS_297	LA8
	AE21	VSS_205	VSS_298	K8
	AC21	VSS_206	VSS_299	CA8
	AC21	VSS_207	VSS_300	CA8
	AC21	VSS_208	VSS_301	AV7
	AC21	VSS_209	VSS_302	AP7
	AC21	VSS_210	VSS_303	AL7
	AC21	VSS_211	VSS_304	AJ7
	AA20	VSS_212	VSS_305	AH7
	AK20	VSS_213	VSS_306	AF7
	B20	VSS_214	VSS_307	AC7
	A20	VSS_215	VSS_308	R7
	AN19	VSS_216	VSS_309	G7
	AC19	VSS_217	VSS_310	D7
	W19	VSS_218	VSS_311	AG6
	AT29	VSS_219	VSS_312	AD6
	K19	VSS_220	VSS_313	Y6
	G19	VSS_221	VSS_314	AB6
	T29	VSS_222	VSS_315	U6
	AH18	VSS_223	VSS_316	N6
	P18	VSS_224	VSS_317	K6
	H19	VSS_225	VSS_318	H6
	D18	VSS_226	VSS_319	B6
	A18	VSS_227	VSS_320	AV5
	C29	VSS_228	VSS_321	AF5
	AY17	VSS_229	VSS_322	AD5
	AR17	VSS_230	VSS_323	AV4
	AP17	VSS_231	VSS_324	AP4
	AM17	VSS_232	VSS_325	AL4
	AK17	VSS_233	VSS_326	AL4
	AE17	VSS_234	VSS_327	Y4
	AE17	VSS_235	VSS_328	U4
	AC16	VSS_236	VSS_329	R4
	AC16	VSS_237	VSS_330	J4
	AC16	VSS_238	VSS_331	E4
	AC16	VSS_239	VSS_332	F4
	AC16	VSS_240	VSS_333	CA4
	AC16	VSS_241	VSS_334	AV3
	AC16	VSS_242	VSS_335	AV3
	AC16	VSS_243	VSS_336	AV3
	AC16	VSS_244	VSS_337	AL3
	AC16	VSS_245	VSS_338	AH3
	AC16	VSS_246	VSS_339	AG3
	AC16	VSS_247	VSS_340	AF3
	AC16	VSS_248	VSS_341	AD3
	AC16	VSS_249	VSS_342	AC3
	AC16	VSS_250	VSS_343	AA3
	AC16	VSS_251	VSS_344	G3
	AC16	VSS_252	VSS_345	AT2
	AC16	VSS_253	VSS_346	AP2
	AC16	VSS_254	VSS_347	AK2
	AC16	VSS_255	VSS_348	AK2
	AC16	VSS_256	VSS_349	AJ2
	AC16	VSS_257	VSS_350	AD2
	AC16	VSS_258	VSS_351	AB2
	AC16	VSS_259	VSS_352	Y2
	AC16	VSS_260	VSS_353	U2
	AC16	VSS_261	VSS_354	T2
	AC16	VSS_262	VSS_355	N2
	AC16	VSS_263	VSS_356	J2
	AC16	VSS_264	VSS_357	H2
	AC16	VSS_265	VSS_358	F2
	AC16	VSS_266	VSS_359	C2
	AC16	VSS_267	VSS_360	AL1



- PEG_RXP[15..0] (13)
- PEG_RXN[15..0] (13)
- PEG_TXP[15..0] (13)
- PEG_TXN[15..0] (13)









PROJECT :BD1
Quanta Computer Inc.









Size: Document Number
GMCH (VIDEO, GND) Rev: 3B

Date: Monday, December 12, 2005 Sheet: 7 of 32

For external vga sku, stuff
C265 - C268, C290 - C293







For internal vga sku, stuff
C265 - C268, C290 - C293
 when there's DVI function





PROJECT :BD1
Quanta Computer Inc.



Size	Document Number	Rev
	ICH7-M (CPU, DMI)	3B
Date:	Monday, December 12, 2005	Sheet 10 of 32




PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	ICH7-M (PCI, GPIO)	3B
Date:	Monday, December 12, 2005	Sheet 11 of 32


U25E			
A4	VSS[1]	VSS[98]	P28
A23	VSS[3]	VSS[100]	R1
B1	VSS[4]	VSS[101]	R11
B8	VSS[5]	VSS[102]	R12
B11	VSS[6]	VSS[103]	R13
B14	VSS[7]	VSS[104]	R14
B17	VSS[8]	VSS[105]	R15
B20	VSS[9]	VSS[106]	R16
B26	VSS[10]	VSS[107]	R17
B28	VSS[11]	VSS[108]	R18
C2	VSS[12]	VSS[109]	T6
C6	VSS[13]	VSS[110]	T12
C27	VSS[14]	VSS[111]	T13
D10	VSS[15]	VSS[112]	T14
D13	VSS[16]	VSS[113]	T15
D18	VSS[17]	VSS[114]	T16
D21	VSS[18]	VSS[115]	T17
D24	VSS[19]	VSS[116]	U4
E1	VSS[20]	VSS[117]	U12
E2	VSS[21]	VSS[118]	U13
F4	VSS[22]	VSS[119]	U14
F15	VSS[23]	VSS[120]	U15
F3	VSS[24]	VSS[121]	U16
F4	VSS[25]	VSS[122]	U17
F5	VSS[26]	VSS[123]	U24
F12	VSS[27]	VSS[124]	U25
F27	VSS[28]	VSS[125]	U26
F28	VSS[29]	VSS[126]	V2
G1	VSS[30]	VSS[127]	V13
G2	VSS[31]	VSS[128]	V15
G5	VSS[32]	VSS[129]	V24
G6	VSS[33]	VSS[130]	V27
G9	VSS[34]	VSS[131]	W6
G14	VSS[35]	VSS[132]	W24
G18	VSS[36]	VSS[133]	W25
G21	VSS[37]	VSS[134]	W26
G24	VSS[38]	VSS[135]	Y3
G25	VSS[39]	VSS[136]	Y24
G26	VSS[40]	VSS[137]	Y2
H3	VSS[41]	VSS[138]	Y28
H4	VSS[42]	VSS[139]	AA1
H5	VSS[43]	VSS[140]	AA24
H24	VSS[44]	VSS[141]	AA25
H27	VSS[45]	VSS[142]	AA26
H28	VSS[46]	VSS[143]	AB4
J1	VSS[47]	VSS[144]	AB6
J2	VSS[48]	VSS[145]	AB11
J5	VSS[49]	VSS[146]	AB14
J24	VSS[50]	VSS[147]	AB15
J25	VSS[51]	VSS[148]	AB19
J26	VSS[52]	VSS[149]	AB21
K24	VSS[53]	VSS[150]	AB24
K27	VSS[54]	VSS[151]	AB27
K28	VSS[55]	VSS[152]	AB28
L13	VSS[56]	VSS[153]	AC2
L15	VSS[57]	VSS[154]	AC5
L24	VSS[58]	VSS[155]	AC9
L25	VSS[59]	VSS[156]	AC11
L26	VSS[60]	VSS[157]	AD1
M3	VSS[61]	VSS[158]	AD3
M4	VSS[62]	VSS[159]	AD4
M5	VSS[63]	VSS[160]	AD8
M12	VSS[64]	VSS[161]	AD11
M13	VSS[65]	VSS[162]	AD15
M14	VSS[66]	VSS[163]	AD19
M15	VSS[67]	VSS[164]	AD23
M16	VSS[68]	VSS[165]	AE2
M24	VSS[69]	VSS[166]	AE4
M27	VSS[70]	VSS[167]	AE8
M28	VSS[71]	VSS[168]	AE8
N1	VSS[72]	VSS[169]	AE11
N1	VSS[73]	VSS[170]	AE13
N2	VSS[74]	VSS[171]	AE18
N5	VSS[75]	VSS[172]	AE21
N6	VSS[76]	VSS[173]	AE24
N11	VSS[77]	VSS[174]	AE25
N12	VSS[78]	VSS[175]	AF2
N13	VSS[79]	VSS[176]	AF4
N14	VSS[80]	VSS[177]	AF8
N15	VSS[81]	VSS[178]	AF11
N16	VSS[82]	VSS[179]	AF27
N17	VSS[83]	VSS[180]	AF28
N18	VSS[84]	VSS[181]	AG1
N24	VSS[85]	VSS[182]	AG3
N25	VSS[86]	VSS[183]	AG7
N26	VSS[87]	VSS[184]	AG11
P3	VSS[88]	VSS[185]	AG14
P4	VSS[89]	VSS[186]	AG17
P12	VSS[90]	VSS[187]	AG20
P13	VSS[91]	VSS[188]	AG25
P14	VSS[92]	VSS[189]	AH1
P15	VSS[93]	VSS[190]	AH3
P16	VSS[94]	VSS[191]	AH7
P17	VSS[95]	VSS[192]	AH12
P24	VSS[96]	VSS[193]	AH23
P27	VSS[97]	VSS[194]	AH27





PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	ICH7-M (POWER)	3B
Date:	Monday, December 12, 2005	Sheet 12 of 32




PROJECT :BD1
Quanta Computer Inc.


Size	Document Number	Rev
	VGA (CH7307/VGA IF)	3B
Date:	Monday, December 12, 2005	Sheet 13 of 32

DVI


12/12 Unstuff DVI function for UMA Sku




DVI CONNECTOR (DVI-D)




S-VIDEO



CRT







LVDS






PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	VGA (LVDS/DVI/CRT/TV)	3B
Date:	Monday, December 12, 2005	Sheet 14 of 32



5-IN-1 Card Reader




PROJECT :BD1
Quanta Computer Inc.


Size	Document Number	Rev
	PCI7412 (1394, 5IN1)	3B
Date:	Monday, December 12, 2005	Sheet 15 of 32

U32 change p/n : AJ084120T08 --> AJ074120T13


MINI CARD




BLUETOOTH




USB BOARD




USB PORT x2




NEW CARD




Fingerprint





PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	MINI CARD/NEW CARD/USB	3B
Date:	Monday, December 12, 2005	Sheet 18 of 32


HDD (SATA)




ODD (PATA)




SCREW HOLE



EMI MODEM Cable Clip







PROJECT :BD1
Quanta Computer Inc.

Size	Document Number HDD/ODD/SCREW	Rev 3B
Date:	Monday, December 12, 2005	Sheet 19 of 32


CODEC




AMP




AUDIO/B




MIC IN





SPEAKER




MODEM/B





PC BEEP







PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO (CODEC/AMP)	3B
Date:	Monday, December 12, 2005	Sheet 20 of 32




SYSOPT1	SYSOPT0	DEFAULT CONFIGURATION PORT BASE ADDRESS
0	0	0X002E
0	1	0X004E
1	0	0X162E
1	1	0X164E



TPM 1.2



TPM_PP	HI : ACCESS LOW : NORMAL (Internal PD)
TPM_BADD	HI : 4E/4F h LOW : 2E / 2F h










Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.



I/O Address		
BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1
1 1	Reserved	

SHBM=1: Enable shared memory with host BIOS




CELL-SET FOR 433P CELL-SET HIGH FOR 333P CELL-SET LOW


PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	PC87541/FLASH	3B
Date:	Monday, December 12, 2005	Sheet 22 of 32


INT K/B




TP




SPEAKER LED




CPU FAN




2ND FAN




LED



BUTTON BOARD







PROJECT :BD1

Quanta Computer Inc.


Size	Document Number	Rev
	KB/TP/LED/SWITCH	3B
Date:	Monday, December 12, 2005	Sheet 23 of 32











PROJECT :BD1
Quanta Computer Inc.


Size	Document Number	Rev
	CPU CORE (MAX8771)	3B
Date:	Monday, December 12, 2005	Sheet 25 of 32



DDR









PROJECT :BD1
Quanta Computer Inc.

Size	Document Number	Rev
	2.5V/DISCHARGE	3B
Date:	Monday, December 12, 2005	Sheet 27 of 32




PROJECT :BD1
Quanta Computer Inc.


Size	Document Number	Rev
	+1.5V	3B
Date:	Monday, December 12, 2005	Sheet 28 of 32




MODEL:	REV:	CHANGE LIST:	MODEL : BD1 MB			
BD1 MotherBoard	1A	FIRST RELEASE	PAGE	FROM	TO	
	2A	<p>Page2. Stuff R136, R427, R432; Unstuff R116, R390, R428, R429, R433, R434</p> <p>Page3. U22 change P/N : AL001032048 --> AL001032030; U21 change P/N : DGG^9000403 --> DGG^9000055; R89 change value : 0ohm --> 330ohm; R103 change value : 330ohm --> 8.2Kohm; Delete R441; Add C625, Q38, Q39, Q40, Q41, R529, R530, R531, R532, R535, R533, R534</p> <p>Page5. Stuff R162 for external vga to reverse the PCIE lane</p> <p>Page8. C257 change p/n : CH72201M881 --> CH7221M8854</p> <p>Page10. U5 change P/N : AKE3D8AKA09 --> AKE3D8AKA17; Change C259, C260 stuff for GE sku only; Stuff R214, R455</p> <p>Page11. Add R506 ~ R513, R517, T140 ~ T143; Delete T34, T58, T63</p> <p>Change net : U25.AF19 : MBID1 --> GPIO21; U25.AH18 : MBID0 --> GPIO19; U25.F19 : GPIO12 --> EMAIL_LED#; U25.R4 : GPIO14 --> LID591#; U25.R3 : LAN_DISABLE# --> MBID0; U25.D20 : GPIO25 --> MBID1; U25.AD21 : LID591# --> GPIO35; U25.AE20 : EMAIL_LED# --> GPIO39; U25.B21 : MBID2 --> GPIO27; U25.A21 : GPIO26 --> MBID2; R155.1 : GPIO14 --> LID591#</p> <p>Page12. Delete R127; Add D30; Change net : +3VSUS --> +3V_S5; C248 change p/n : CH72201M881 --> CH7221M8854</p> <p>Page13. C512, C513, C519, C524 change footprint : CC0805 --> CC0603; Unstuff C515; CN22 change footprint : SPS2F-D-SMX-20-X-X-20P-LUV --> 200109MA020G261ZR-20P-LUV</p> <p>Page14. Delete SW1; Add R518, R519, C602, C603; C20, C32 change footprint to CC0603; CN11 change footprint : SV-030105FR004T101XX-4P-EW3 --> SV-030018FR004S100FR-RVS-4P-V</p> <p>Page15. CN31 change footprint : 4IN1-R012-312-LR-44P --> 4IN1-R102-316-XX-44P; U32 change p/n : AJ074120T13 --> AJ084120T08</p> <p>Page16. R490, R492 change value : 10Kohm --> 0ohm; CN9 change footprint : PCI-1CA4A5G1-TC2-LN-84P --> PCI-1CA4A501-TC-RD-84P</p> <p>Page17. U20.M13, U20.N14 net swap; Add R515, R516, R521 ~ R526, R537, C624; Delete T2, T79; Stuff R375; Unstuff R59, R374, R378; U19 change p/n : AKE3C8W0601; U19 change footprint : SOIC8-6-1_27 --> SOIC8-7_9-1_27</p> <p>Page18. Add T147, Delete C28, Q6, R262; Stuff L35, L36; Unstuff R7, R15, R16, R21, R30, R338; R48 change value : 100Kohm --> 0ohm; R50 change value : 1Kohm --> 10Kohm; CN15 change footprint : USB020173MR004SX07ZX-4P-V --> USB-020173MR004G552ZR-4P-R-H; CN29 change footprint : NCARD-1CX43201-LN-RVS-26P --> EXPRESSCARD-1CX43202-BD-26P; CN1.1 change net : BT_POWER --> +3V</p> <p>Page19. Add C581 ~ C601, C604 ~ C623; Add HOLE33, PAD1 ~ PAD3; Delete HOLE2, HOLE16, HOLE19, HOLE32; HOLE7, HOLE8, HOLE11, HOLE15, HOLE18 change p/n : MBEW3001012 --> MBBD1009016; CN26 change p/n : DFHS50FR393 --> DFHS50FR369</p> <p>Page20. U15 change P/N : AL1G0086005 --> AL1G0086013; C356, C361, C363, C388, C389, C397, C398, C399, C401, C402, C403, C405 change footprint to CC0603; Unstuff R303; Stuff R304; CN10 change pin define; Add Q36, Q37, R527, R528; CN32 change footprint : 88076-020XX-20P-RUV --> 88241-20XX-20P-L; Change net (codec digital power) : +3V --> +3VSUS; CN10 change p/n : DFWF04MS079 --> DFHD04MR701; CN10 change pin define</p> <p>Change net : CN32.4 : IRRX2 --> NC; CN32.6 : IRTX2 --> BT_LED#; CN32.8 : IRMODE --> LID591#; CODEC Power : +3V --> +3VSUS</p> <p>Page21. Add T144 ~ T146; Unstuff R283, R287 and Stuff R280, R288 to change the SIO address to 162E</p> <p>Page22. Stuff C309, C310, C311, C322, D16, R241 ~ R244, R246, U30; Unstuff U29, C313; Add D31, D32, R514; Delete T73, T76</p> <p>Change net : U9.24 change net : LPCPD# --> BT_IE#; U9.25 change net : CLKRUN# --> BT_WWW#; U9.153 change net : BT_IE# --> BT_LED#; U9.154 change net : BT_WWW# --> NC; U9.156 change net to LAN_DISABLE#</p> <p>Page23. Add CN33, LED6, LED7, Q42, R520, R536; Delete Q23, R332; Q20, Q21 change to MMBT3904; Q22 change to MMBT3906; CN7 change p/n : DFHD06MS618 --> DFFC06FR212; +3V change to +3VPCU; LED1, LED2 change package; LED3 change p/n : BEAB0006Z07 --> BEGR0080Z07</p> <p>Page24. PQ30, PQ39 change p/n to BAM76520001</p> <p>Page25. PC11, PC14 change P/N : CH2226K1B16 --> CH22206KB16; Stuff PD1, PD12, PQ2, PQ17; Unstuff PR68; PR2.1 change net to VIN-CPU; PL11, PL12 change P/N : CV+60V0MZ33 --> DC+60Q0L001; PL11, PL12 change P/N : CV+60V0MZ33 --> DC+60Q0L001</p> <p>Page26. Add PR135, PR136, R538, R539; PQ6, PQ11 change p/n to BAM76520001; PC24 change value : 4700P --> 5600P; PR26 change value : 62K --> 22K; PR50 change value : 100K --> 39K</p> <p>Page27. PR96 change value : 306_1% --> 604_1%; PR98 change value : 190_1% --> 180_1%</p> <p>Page28. Add CN34, PD20, PF3, PR137; PR94 change value : 6.8K_1% --> 10K_1%; PR95 change value : 10K_1% --> 1K_1%; PR89.1, PD6.2 change net : REFP --> VIN; PL14 change P/N : CV01044MZ18 --> CV-6880MZ01; PQ4 change p/n to BAM76520001; CN21 change footprint</p>	1	2B	3A	
				2	2B	3A
				3	2B	3A
				4	2B	3A
				5	2B	3A
				6	2B	3A
				7	2B	3A
				8	2B	3A
				9	2B	3A
				10	2B	3A
				11	2B	3A
				12	2B	3A
				13	2B	3A
				14	2B	3A
				15	2B	3A
				16	2B	3A
				17	2B	3A
				18	2B	3A
				19	2B	3A
				20	2B	3A
				21	2B	3A
				22	2B	3A
				23	2B	3A
				24	2B	3A
				25	2B	3A
				26	2B	3A
				27	2B	3A
				28	2B	3A
			29	2B	3A	

		PROJECT : BD1	APPROVE BY: SAINT LIN	DRAWING BY: DILBERT YU	REV 3B	COVER SHEET 1/3
		Size Document Number Rev Change List --- 1 3B	MB ASSY'S P/N : 31BD1MBXXXX	PROJECT LEADER: SAINT LIN	DOCUMENT NO:	
Date: Monday, December 12, 2005		Sheet 30 of 32				

MODEL:	REV:	CHANGE LIST:	MODEL : BD1 MB		
BD1 MotherBoard	2B	<p>Page2. Add R540; Stuff R124, R125, RP18 for GE sku only; Stuff R423 and Unstuff R413, R414, R415 for all sku</p> <p>Page3. Thermal sensor power change net : +3V --> +3VSUS; Add Q43, R565 for Thermaltrip circuit; Delete Q30, R386; Unstuff R384</p> <p>Page4. R104, R106, R111 change footprint : RC0402 --> RC0603</p> <p>Page7. R404 change value : 150_1% --> 75_1%</p> <p>Page8. Delete R233, R424, R452; L22 change p/n : CV+1003JN27 --> CVA9115MN10; R459 change footprint : RC0805 --> RC1206; Add C640, R552 ~ R557 to separate the PM & GM power state</p> <p>Page9. CN24 change net : PM_EXTT3#1 --> PM_EXTT3#0; PR231, PR232, PR234 change footprint : RC0402 --> RC0603</p> <p>Page10. RT4 change power change net : +5VSUS --> +5VPCU; Delete RP31; Add R547 ~ R549</p> <p>Page11. U25,AA4 change net : CH_PWROK --> PWROK_EC; Delete C471, D12, R142, R144, R391, R397, U23 to simplify the power ok circuit; Stuff R442 for GE sku; Stuff R445 for FE sku;</p> <p>Add C626, R544, R545, R550, R558 ~ R561; Delete T37, T41, T50, T51, T60, T115, T140, T141</p> <p>Page12. Add L54, L55 to separate the lan power for FE & GE; Change net : +5VSUS --> +5V_S5; Add R551; Delete D30 to change the 5VREFSUS power</p> <p>Page13. Add C627 ~ C634 for EMI reserved; CN22 change p/n : DFHS20FS496 --> DFHD10MSA93; CN27.118 : LVDS_BLON --> EV_BLON; CN27.120 : DISP_ON --> EV_PNLON</p> <p>Page17. Stuff R377, Unstuff C455, C457, C459, L40, Q29, R376 to change the LAN 2.5V power source to chip internal LDO; Add L56, L57 for EMI reserved;</p> <p>C432, C433 change value : 22P --> 33P; U19 change footprint</p> <p>Page18. Change net : BT_PWROK# --> BT_RESET#; CN1 change p/n : DFFC20FR115 --> DFFC20FR204; CN4.(8,9) change net : USBOC#2 --> NC; U1.(5,8) change net : USBOC#0 --> NC;</p> <p>CN29 change p/n : DFHD26MR040 --> DFHD26MR180; L35, L36 change p/n : DC09004A014 --> CX201290009; Delete R7</p> <p>Page19. C424, C425 change value : 4.7U --> 22U; Add C642; Delete HOLE13; HOLE27, HOLE28 change p/n : MBBD1007013 --> MBBD1011011; Add C635 ~ C639, PAD4 ~ PAD9 for EMI reserved</p> <p>Page20. C379, C382 change value : 1U --> 10U; Stuff R319, Unstuff C382 to change to mono mic function; Unstuff Q37, R528; Unstuff D25, Add C641, D33, R562, R563, R564, U37 to change the mute method for preventing the pop noise; CN28 change p/n : DFHS10FS476 --> DFHD12MS621; Stuff U14; Unstuff R296</p> <p>Page21. Unstuff D22; C343, C348 change value : 12P --> 22P</p> <p>Page22. Stuff D18, Unstuff D15 change the power ok circuit; Change net : BT_PWROK# --> BT_RESET#; Add R541; Delete C313, U29, T75</p> <p>Page23. R520 change value : 150 --> 100; Add R566 ~ R568, CN35 for speaker led function; Add U35, U36, Delete D8, Q3, Q7, Q8, Q26, R32, R53, R54 to change the fan control method</p> <p>Page24. Add PR151, PC160 for EMI reserved; PQ13, PQ37 change p/n : BAM49140023 --> BAM69000031; PQ39 change p/n : BAM76520001 --> BAM44180001; PQ30 change p/n : BAM76520001 --> BAM69120001; PQ29 change p/n : BAM48040017 --> BAM69120001; Add PC140 ~ PC143, PQ40; Delete PQ14, PQ15, PR65</p> <p>Page25. PQ3, PQ16 change p/n : BAM70300Z06 --> BAM47070001; PQ1, PQ2, PQ17, PQ18 change p/n : BAM32300Z02 --> BAM41080005; PR2 change value : 200K_1% --> 332K_1%; PR11, PR78 change value : 5.11K_1% --> 3.01K_1%; PR71 change value : 3.48K_1% --> 2.55K_1%; PR74, PR77 change value : 2.94K_1% --> 1.62K_1%; PC73 change value : 4700P --> 1000P; PC79 ~ PC82 change p/n : CH747LM8801 --> CH747RY8800; PL11, PL12 change p/n : DC+60Q0L001 --> CV+18V0MZ04; Add PC137 ~ PC139, PC162, PQ42, PR155, PR156, PR159</p> <p>Page26. PC46 change value : 10U --> 22U; PR28, PR100 change value : 100K --> 180K; Add PD21, PD22, PR140, PR141, PR154, PR158; Delete PC31, PC50, PR20, PR46, PR135, PR136; Stuff PD4, PD8; Unstuff PC23, PC56; PL6 change p/n : CV-33D5MZ04 --> CV-15I0MZ10; PL8 change p/n : CV-15I0MZ10 --> CV+56F0MZ01; PQ5 change p/n : BAM28030Z12 --> BAM66900022; PQ6 change p/n : BAM76520001 --> BAM66120027; PQ11 change p/n : BAM70300Z06 --> BAM47070001; PQ12 change p/n : BAM70300Z06 --> BAM41080005; PC19, PC61 change value : 1000P --> 470P; PC20, PC60 change value : 10U --> 1U; PC26, PC111 change value : .1U --> .01U; PC36, PC37, PC48, PC49 change value : 150U --> 470U; PR22, PR106 change value : 2.55K_1% --> 24.9K_1%; PR18 change value : 24.9K_1% --> 66.5K_1%; PR105 change value : 24.9K_1% --> 249K_1%</p> <p>Page27. Delete JP5, JP6, PC101, PC102, PC104, PC105, PC112, PL17, PL18, PR98, PR99, PU9, PU10 to remove the +1.5V LDO power source; Add PC163, PC164, PR157; Delete PL15; PC108 change value : 1000P --> 0.1U to adjust the +2.5V power source</p> <p>Page28. Add +1.5V PWM power circuit</p> <p>Page29. Add PC161; Add PR152; PD2, PD20 change p/n : BCBSM104Z01 --> BCPL1040Z18; PQ4 change p/n : BAM76520001 --> BAM47070001; PQ7 change p/n : BAM48350024 --> BAM45030Z09; Add PR153; PR36 change value : 0 --> 100K/F_6; PQ19 change p/n : BAM49140023 --> BAM69000031; PL14 change p/n : CV-6880MZ01 --> CV-7048MZ01</p>	PAGE	FROM	TO
		1	2B	3A	
		2	2B	3A	
		3	2B	3A	
		4	2B	3A	
		5	2B	3A	
		6	2B	3A	
		7	2B	3A	
		8	2B	3A	
		9	2B	3A	
		10	2B	3A	
		11	2B	3A	
		12	2B	3A	
		13	2B	3A	
		14	2B	3A	
		15	2B	3A	
		16	2B	3A	
		17	2B	3A	
		18	2B	3A	
		19	2B	3A	
		20	2B	3A	
		21	2B	3A	
		22	2B	3A	
		23	2B	3A	
		24	2B	3A	
		25	2B	3A	
		26	2B	3A	
		27	2B	3A	
		28	2B	3A	
29	2B	3A			
3A	<p>Page3. Stuff Q43, Unstuff C625,R565 for thermaltrip# function</p> <p>Page12. C505 change footprint : CC7343 --> CC3528, change value : 330U --> 150U; Add C643</p> <p>Page14. Add R569 for DVI hot plug detection; Add R572, R573</p> <p>Page15. CN25 change footprint : 1394-020115FB004S500ZL-4P-H --> 1394-020015FR004S513ZL-RVS-4P-H, change p/n : DFHD04MR647 --> DFDS04FR051</p> <p>Page17. Delete R78, Add D35 for GigaLan disable function</p> <p>Page18. Add R574 ~ R577 ; C325,C326,C550,C551 change to 0 ohm</p> <p>Page19. PAD6 delete the GND net and add plate , C411 change to 330U</p> <p>Page20. CN32 change p/n : DFFC20FR115 --> DFFC20FR212</p> <p>Page21. Add Q44, R571 for CIR wakeup function</p> <p>Page22. Add R570 for lid wakeup function; Add D34</p> <p>Page23. CN3 change p/n : DFFC20FR115 --> DFFC20FR212</p> <p>Page24. PD10, PD11 change footprint : SOT23 --> UMT ; PC166,PC167 change to 22U</p> <p>Page25. PR155 change value : 1K --> 220K; PC162 change value : 0.1U --> 1U; PC137 change value : 470U --> 220U; Add PC165</p> <p>Page26. Unstuff PD4; Delete JP1, JP2, JP3, JP4</p> <p>Page27. Delete JP7</p> <p>Page28. Delete JP9, JP10; PR146 change value : 18K_1% --> 9.1K_1%; PC151 change value : 470U/2V --> 470U/2.5V</p> <p>Page29. PJ1 change p/n : DFHD07MR641 --> DFHD07MR675</p>				

 Quanta Computer Inc.		PROJECT : BD1	APPROVE BY: SAINT LIN	DRAWING BY:DILBERT YU	REV 3B	COVER SHEET 2/3
Size	Document Number	Rev	MB ASSY'S P/N : 31BD1MBXXXX	PROJECT LEADER: SAINT LIN	DOCUMENT NO:	
Date: Monday, December 12, 2005	Sheet 31 of 32	3B				

MODEL:	REV:	CHANGE LIST:	MODEL : BD1 MB		
BD1 MotherBoard	3B	<p>Page2. Add C647~C653 to reserve.</p> <p>Page8. L14 package change to RC0805.</p> <p>Page15. Add R582 for TI-7412, in TI-7412 Pin-G6 is +3V power.</p> <p>Page19. Add PAD10~PAD12 for EMI.</p> <p>Page20. Del Q37,R528 --- not use. Net name change to Kill_LED from BT_LED Net name change to Kill_LED# from BT_LED#.</p> <p>Page23. Del Q20 for 5IN1 LED. Add R580 and R581to support speaker voltage source can be change to +5V. R520 and R578 change to 12ohm for speaker current (9~10mA).</p> <p>Page29. Add PC168 for EMI change Battery connector for 100W.</p>	PAGE	FROM	TO
			1	3A	3B
			2	3A	3B
			3	3A	3B
			4	3A	3B
			5	3A	3B
			6	3A	3B
			7	3A	3B
			8	3A	3B
			9	3A	3B
			10	3A	3B
			11	3A	3B
			12	3A	3B
			13	3A	3B
			14	3A	3B
			15	3A	3B
			16	3A	3B
			17	3A	3B
			18	3A	3B
			19	3A	3B
			20	3A	3B
			21	3A	3B
			22	3A	3B
			23	3A	3B
			24	3A	3B
			25	3A	3B
			26	3A	3B
			27	3A	3B
			28	3A	3B
29	3A	3B			



Quanta Computer Inc.

Size Document Number Rev
Change List --- 3 3B

Date: Monday, December 12, 2005 Sheet 32 of 32

PROJECT : BD1	APPROVE BY: SAINT LIN	DRAWING BY:DILBERT YU	REV 3B	COVER SHEET 3/3
MB ASSY'S P/N : 31BD1MBXXXX	PROJECT LEADER: SAINT LIN	DOCUMENT NO:	DATE :2005/12/02	